

O I P E JC109
APR 17 2003

2186

AMENDMENT TRANSMITTAL LETTER

Docket No.
M4065.0340/P340

Application No.
09/652,003

Filing Date
August 31, 2000

Examiner
W. Choi

Art Unit
2186

Applicant(s): Graham Kirsch

Invention: METHOD AND APPARATUS FOR CONNECTING A MASSIVELY PARALLEL
PROCESSOR ARRAY TO A MEMORY ARRAY IN A BIT SERIAL MANNER

RECEIVED

TO THE COMMISSIONER FOR PATENTS

Transmitted herewith is an amendment in the above-identified application.

APR 21 2003

The fee has been calculated and is transmitted as shown below.

Technology Center 2100

CLAIMS AS AMENDED					
	Claims Remaining After Amendment	Highest Number Previously Paid	Number Extra Claims Present	Rate	
Total Claims	48	- 48 =		x	0.00
Independent Claims	7	- 7 =		x	0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					
Other fee (please specify):					
TOTAL ADDITIONAL FEE FOR THIS AMENDMENT:					0.00

Large Entity

Small Entity

No additional fee is required for this amendment.

Please charge Deposit Account No. _____ in the amount of \$ _____.
A duplicate copy of this sheet is enclosed.

A check in the amount of \$ _____ to cover the filing fee is enclosed.

Payment by credit card. Form PTO-2038 is attached.

The Commissioner is hereby authorized to charge and credit Deposit Account No. 04-1073
as described below. A duplicate copy of this sheet is enclosed.

Credit any overpayment.

Charge any additional filing or application processing fees required under 37 CFR 1.16 and 1.17.


Dated: April 17, 2003

Thomas J. D'Amico

Attorney Reg. No.: 28,371

DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP
2101 L Street NW
Washington, DC 20037-1526
(202) 828-2232

Customer No. 24998



Docket No.: M4065.0340/P340
(PATENT)

#11
4/15/03

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:
Graham Kirsch

Confirmation No.: 2935

Application No.: 09/652,003

Group Art Unit: 2186

Filed: August 31, 2000

Examiner: W. Choi

For: METHOD AND APPARATUS FOR
CONNECTING A MASSIVELY PARALLEL
PROCESSOR ARRAY TO A MEMORY
ARRAY IN A BIT SERIAL MANNER

RECEIVED

APR 21 2003

Technology Center 2100

AMENDMENT

Commissioner for Patents
Washington, DC 20231

Dear Sir:

In response to the Office Action dated January 17, 2003 (Paper No. 8), please amend the above-identified U.S. patent application as follows:

IN THE CLAIMS

Please rewrite claims 41 and 43 as follows:

B1
41. A method for writing data from a processing element to a memory device comprising the steps of:

providing a plurality of data bits in a serial manner from said processing element to a data circuit;

passing said data through said data circuit; and